Sign In
Upload
Manuals
Brands
NEC Manuals
Computer Hardware
PD78058F(A)
NEC PD78058F(A) Manuals
Manuals and User Guides for NEC PD78058F(A). We have
1
NEC PD78058F(A) manual available for free PDF download: User Manual
NEC PD78058F(A) User Manual (593 pages)
PD78058F Series; PD78058FY Series 8-Bit Single-Chip Microcontrollers
Brand:
NEC
| Category:
Computer Hardware
| Size: 3.24 MB
Table of Contents
Table of Contents
15
Chapter 1 Outline ( Pd78058F Subseries)
35
Features
35
Applications
36
Ordering Information
36
Quality Grade
37
Pin Configuration (Top View)
38
Series Expansion
41
Block Diagram
43
Outline of Function
44
Differences between the PD78058F and PD78058F(A)
45
Mask Options
46
Chapter 2 Outline ( Pd78058Fy Subseries)
47
Features
47
Applications
48
Ordering Information
48
Quality Grade
49
Pin Configuration (Top View)
50
Series Expansion
53
Block Diagram
55
Outline of Function
56
Differences between the PD78058FY and PD78058FY(A)
57
Mask Options of Mask ROM Versions
58
Mask Options
58
Chapter 3 Pin Function ( Pd78058F Subseries)
59
Pin Function List
59
Normal Operating Mode Pins
59
PROM Programming Mode Pins (PROM Versions Only)
64
Description of Pin Functions
65
P00 to P07 (Port 0)
65
P10 to P17 (Port 1)
66
P20 to P27 (Port 2)
66
P30 to P37 (Port 3)
67
P40 to P47 (Port 4)
68
P50 to P57 (Port 5)
68
P60 to P67 (Port 6)
68
P70 to P72 (Port 7)
69
P120 to P127 (Port 12)
70
P130 and P131 (Port 13)
70
Av Ref0
70
Av Ref1
70
Av DD
71
Av Ss
71
Reset
71
X1 and X2
71
XT1 and XT2
71
VDD
71
Vss
71
PP (PROM Versions Only)
71
IC (Mask ROM Version Only)
72
Input/Output Circuits and Recommended Connection of Unused Pins
73
Pin Input/Output Circuit Types
73
List of Pin Input/Output Circuit
75
Chapter 4 Pin Function ( Pd78058Fy Subseries)
77
Pin Function List
77
Normal Operating Mode Pins
77
PROM Programming Mode Pins (PROM Versions Only)
82
Description of Pin Functions
83
P00 to P07 (Port 0)
83
P10 to P17 (Port 1)
84
P20 to P27 (Port 2)
84
P30 to P37 (Port 3)
85
P40 to P47 (Port 4)
86
P50 to P57 (Port 5)
86
P60 to P67 (Port 6)
86
P70 to P72 (Port 7)
87
P120 to P127 (Port 12)
88
P130 and P131 (Port 13)
88
Av Ref0
88
Av Ref1
88
Av DD
89
Av Ss
89
Reset
89
X1 and X2
89
XT1 and XT2
89
VDD
89
Vss
89
PP (PROM Versions Only)
89
IC (Mask ROM Version Only)
90
Input/Output Circuits and Recommended Connection of Unused Pins
91
Pin Input/Output Circuit Types
91
List of Pin Input/Output Circuit
93
Chapter 5 Cpu Architecture
95
Memory Spaces
95
Memory Map ( PD78056F, 78056FY)
95
Memory Map ( PD78058F, 78058FY)
96
Memory Map ( PD78P058F, PD78P058FY)
97
Internal Program Memory Space
98
Vector Table
98
Internal Data Memory Space
99
Special Function Register (SFR) Area
99
External Memory Space
99
Data Memory Addressing
100
Data Memory Addressing ( PD78058F, 78058FY)
101
Data Memory Addressing ( PD78P058F, 78P058FY)
102
Processor Registers
103
Control Registers
103
Program Counter Format
103
Program Status Word Format
103
Data to be Reset from Stack Memory
105
General Registers
106
Data to be Saved to Stack Memory
105
Stack Pointer Format
105
General Register Configuration
107
Special Function Register (SFR)
108
Special-Function Register List
109
Instruction Address Addressing
112
Relative Addressing
112
Immediate Addressing
113
Table Indirect Addressing
114
Register Addressing
115
Operand Address Addressing
116
Implied Addressing
116
Register Addressing
117
Direct Addressing
118
Short Direct Addressing
119
Special-Function Register (SFR) Addressing
121
Register Indirect Addressing
122
Based Addressing
123
Based Indexed Addressing
124
Stack Addressing
124
Chapter 6 Port Functions
125
Port Functions
125
Port Types
125
Port Functions ( PD78058F Subseries)
126
Port Functions ( PD78058FY Subseries)
128
Port Configuration
130
Port 0
130
P00 and P07 Block Diagram
131
P01 to P06 Block Diagram
131
Port 1
132
P10 to P17 Block Diagram
132
Port 2 ( PD78058F Subseries)
133
P20, P21, P23 to P26 Block Diagram
133
P22 and P27 Block Diagram
134
Port 2 ( PD78058FY Subseries)
135
P20, P21, P23 to P26 Block Diagram
135
P22 and P27 Block Diagram
136
Port 3
137
P30 to P37 Block Diagram
137
Port 4
138
Block Diagram of Falling Edge Detection Circuit
138
Port 5
139
P40 to P47 Block Diagram
138
P50 to P57 Block Diagram
139
Port 6
140
P60 to P63 Block Diagram
141
P64 to P67 Block Diagram
141
Port 7
142
P70 Block Diagram
142
P71 and P72 Block Diagram
143
Port 12
144
P120 to P127 Block Diagram
144
Port 13
145
P130 and P131 Block Diagram
145
Port Function Control Registers
146
Port Mode Register and Output Latch Settings When Using Alternate Functions
147
Port Mode Register Format
148
Pull-Up Resistor Option Register Format
149
Memory Expansion Mode Register Format
150
Key Return Mode Register Format
151
Port Function Operations
152
Reading from Input/Output Port
152
Writing to Input/Output Port
152
Comparison between Mask ROM Version and PROM Version
153
Operations on Input/Output Port
153
Selection of Mask Option
153
Chapter 7 Clock Generator
155
Clock Generator Functions
155
Clock Generator Configuration
155
Block Diagram of Clock Generator
156
Clock Generator Control Register
157
Subsystem Clock Feedback Resistor
157
Processor Clock Control Register Format
158
Oscillation Mode Selection Register Format
159
Relationship between CPU Clock and Minimum Instruction Execution Time
159
Main System Clock Waveform Due to Writing to OSMS
160
System Clock Oscillator
161
External Circuit of Main System Clock Oscillator
161
Main System Clock Oscillator
161
Examples of Resonator with Incorrect Connection
162
Scaler
164
When no Subsystem Clocks Are Used
164
Clock Generator Operations
165
External Circuit of Subsystem Clock Oscillator
162
Subsystem Clock Oscillator
162
Main System Clock Operations
166
Main System Clock Stop Function
166
Subsystem Clock Operations
167
Changing System Clock and CPU Clock Settings
167
Time Required for Switchover between System Clock and CPU Clock
167
Maximum Time Required for CPU Clock Switchover
168
System Clock and CPU Clock Switching Procedure
169
Chapter 8 16-Bit Timer/Event Counter
171
Overview of the PD78058F and 78058FY Subseries On-Chip Timers
171
Timer/Event Counter Operation
172
16-Bit Timer/Event Counter Functions
173
Bit Timer/Event Counter Interval Times
173
16-Bit Timer/Event Counter Configuration
174
Bit Timer/Event Counter Square-Wave Output Ranges
174
Bit Timer/Event Counter Block Diagram
175
Bit Timer/Event Counter Output Control Circuit Block Diagram
176
INTP0/TI00 Pin Valid Edge and CR00 Capture Trigger Valid Edge
177
16-Bit Timer/Event Counter Control Registers
178
Timer Clock Selection Register 0 Format
179
Bit Timer Mode Control Register Format
181
Capture/Compare Control Register 0 Format
182
Bit Timer Output Control Register Format
183
Port Mode Register 3 Format
184
External Interrupt Mode Register 0 Format
185
Sampling Clock Select Register Format
186
16-Bit Timer/Event Counter Operations
187
Control Register Settings for Interval Timer Operation
187
Interval Timer Operations
187
Interval Timer Configuration Diagram
188
Interval Timer Operation Timings
188
PWM Output Operations
189
Bit Timer/Event Counter Interval Times
189
Control Register Settings for PWM Output Operation
190
Example of D/A Converter Configuration with PWM Output
191
TV Tuner Application Circuit Example
191
PPG Output Operation
192
Control Register Settings for PPG Output Operation
192
Pulse Width Measurement Operations
193
Configuration Diagram for Pulse Width Measurement by Free-Running Counter
194
Timing of Pulse Width Measurement Operation by Free-Running Counter and One Capture Register (with both Edges Specified)
194
Control Register Settings for Two Pulse Width Measurements with Free-Running Counter
195
Control Register Settings for Pulse Width Measurement by Means of Restart
199
External Event Counter Operation
200
Control Register Settings in External Event Counter Mode
200
External Event Counter Configuration Diagram
201
External Event Counter Operation Timings (with Rising Edge Specified)
201
Square-Wave Output Operation
202
Control Register Settings in Square-Wave Output Mode
202
Bit Timer/Event Count Square-Wave Output Ranges
203
One-Shot Pulse Output Operation
204
Square-Wave Output Operation Timing
203
Timing of One-Shot Pulse Output Operation Using Software Trigger
205
Control Register Settings for One-Shot Pulse Output Operation Using External Trigger
206
16-Bit Timer/Event Counter Operating Precautions
208
Bit Timer Register Start Timing
208
Timings after Change of Compare Register During Timer Count Operation
208
Capture Register Data Retention Timing
209
Operation Timing of OVF0 Flag
210
Chapter 9 8-Bit Timer/Event Counters
211
8-Bit Timer/Event Counter Function
211
8-Bit Timer/Event Counter Mode
211
Bit Timer/Event Counter Interval Times
212
Bit Timer/Event Counter Square-Wave Output Ranges
213
16-Bit Timer/Event Counter Mode
214
8-Bit Timer/Event Counter Configuration
216
Bit Timer/Event Counter Block Diagram
217
Block Diagram of 8-Bit Timer/Event Counter Output Control Circuit 1
218
Block Diagram of 8-Bit Timer/Event Counter Output Control Circuit 2
218
8-Bit Timer/Event Counter Control Registers
220
Timer Clock Select Register 1 Format
221
Bit Timer Mode Control Register Format
222
Bit Timer Output Control Register Format
223
Port Mode Register 3 Format
224
8-Bit Timer/Event Counter Operation
225
8-Bit Timer/Event Counter Mode
225
Interval Timer Operation Timings
225
Bit Timer/Event Counter 1 Interval Time
226
Bit Timer/Event Counter 2 Interval Time
227
External Event Counter Operation Timings (with Rising Edge Specified)
228
Bit Timer/Event Counter Square-Wave Output Ranges
229
16-Bit Timer/Event Counter Mode
230
Square-Wave Output Operation Timing
230
Interval Timer Operation Timing
231
External Event Counter Operation Timings (with Rising Edge Specified)
233
TM1 and TM2) Are Used as 16-Bit Timer/Event Counter
234
Square-Wave Output Operation Timing
235
Cautions on 8-Bit Timer/Event Counters
236
Bit Timer Registers Start Timing
236
Event Counter Operation Timing
236
Timing after Compare Register Change During Timer Count Operation
237
Chapter 10 Watch Timer
239
Watch Timer Functions
239
Interval Timer Interval Time
239
Watch Timer Configuration
240
Watch Timer Control Registers
240
Watch Timer Block Diagram
241
Timer Clock Select Register 2 Format
242
Watch Timer Mode Control Register Format
243
Watch Timer Operations
244
Watch Timer Operation
244
Interval Timer Operation
244
Interval Timer Interval Time
244
Chapter 11 Watchdog Timer
245
Watchdog Timer Functions
245
Watchdog Timer Runaway Detection Times
245
Interval Times
246
Watchdog Timer Configuration
247
Watchdog Timer Block Diagram
247
Watchdog Timer Control Registers
248
Timer Clock Select Register 2 Format
249
Watchdog Timer Mode Register Format
250
Watchdog Timer Operations
251
Watchdog Timer Operation
251
Watchdog Timer Runaway Detection Time
251
Interval Timer Operation
252
Interval Timer Interval Time
252
Chapter 12 Clock Output Control Circuit
253
Clock Output Control Circuit Functions
253
Remote Controlled Output Application Example
253
Clock Output Control Circuit Configuration
254
Clock Output Control Circuit Block Diagram
254
Clock Output Function Control Registers
254
Timer Clock Select Register 0 Format
255
Port Mode Register 3 Format
256
Chapter 13 Buzzer Output Control Circuit
257
Buzzer Output Control Circuit Functions
257
Buzzer Output Control Circuit Configuration
257
Buzzer Output Control Circuit Block Diagram
257
Buzzer Output Function Control Registers
258
Timer Clock Select Register 2 Format
259
Port Mode Register 3 Format
260
Chapter 14 A/D Converter
261
A/D Converter Functions
261
A/D Converter Configuration
262
A/D Converter Block Diagram
263
A/D Converter Control Registers
265
A/D Converter Mode Register Format
266
A/D Converter Input Select Register Format
267
External Interrupt Mode Register 1 Format
268
A/D Converter Operations
269
Basic Operations of A/D Converter
269
A/D Converter Basic Operation
270
Input Voltage and Conversion Results
271
Relationship between Analog Input Voltage and A/D Conversion Result
271
A/D Converter Operating Mode
272
A/D Conversion by Hardware Start
272
A/D Conversion by Software Start
273
A/D Converter Cautions
274
Example of Method of Reducing Current Consumption in Standby Mode
274
Connection of Analog Input Pin
275
A/D Conversion End Interrupt Request Generation Timing
276
Chapter 15 D/A Converter
279
D/A Converter Functions
279
D/A Converter Configuration
280
D/A Converter Block Diagram
280
D/A Converter Control Registers
282
D/A Converter Mode Register Format
282
Operations of D/A Converter
283
Cautions Related to D/A Converter
284
Use Example of Buffer Amplifier
284
Chapter 16 Serial Interface Channel 0 ( Pd78058F Subseries)
285
Differences Among Channels 0, 1, and 2
285
Serial Interface Channel 0 Functions
286
Serial Bus Interface (SBI) System Configuration Example
287
Serial Interface Channel 0 Configuration
288
Serial Interface Channel 0 Block Diagram
289
Serial Interface Channel 0 Control Registers
292
Timer Clock Select Register 3 Format
293
Serial Operating Mode Register 0 Format
294
Serial Bus Interface Control Register Format
296
Interrupt Timing Specify Register Format
298
Serial Interface Channel 0 Operations
299
Operation Stop Mode
299
3-Wire Serial I/O Mode Operation
300
Wire Serial I/O Mode Timings
303
RELT and CMDT Operations
303
Circuit of Switching in Transfer Bit Order
304
SBI Mode Operation
305
Example of Serial Bus Configuration with SBI
305
SBI Transfer Timings
307
Bus Release Signal
308
Command Signal
308
Addresses
309
Slave Selection with Address
309
Commands
310
Data
310
Acknowledge Signal
311
BUSY and READY Signals
312
RELT and CMDD Operations (Slave)
317
RELT, CMDT, RELD, and CMDD Operations (Master)
317
ACKT Operation
318
ACKE Operations
319
ACKD Operations
320
BSYE Operation
320
Various Signals in SBI Mode
321
Pin Configuration
323
Address Transmission from Master Device to Slave Device (WUP = 1)
325
Command Transmission from Master Device to Slave Device
326
Data Transmission from Master Device to Slave Device
327
Data Transmission from Slave Device to Master Device
328
2-Wire Serial I/O Mode Operation
331
Serial Bus Configuration Example Using 2-Wire Serial I/O Mode
331
Wire Serial I/O Mode Timings
334
RELT and CMDT Operations
335
SCK0/P27 Pin Output Manipulation
336
SCK0/P27 Pin Configuration
336
Chapter 17 Serial Interface Channel 0 ( Pd78058Fy Subseries)
337
Differences Among Channels 0, 1, and 2
337
Serial Interface Channel 0 Functions
338
Serial Interface Channel 0 Configuration
340
Serial Interface Channel 0 Block Diagram
341
Serial Interface Channel 0 Interrupt Request Signal Generation
344
Serial Interface Channel 0 Control Registers
345
Timer Clock Select Register 3 Format
346
Serial Operating Mode Register 0 Format
348
Serial Bus Interface Control Register Format
349
Interrupt Timing Specify Register Format
351
Serial Interface Channel 0 Operations
353
Operation Stop Mode
353
3-Wire Serial I/O Mode Operation
354
RELT and CMDT Operations
356
Wire Serial I/O Mode Timings
356
Circuit of Switching in Transfer Bit Order
357
2-Wire Serial I/O Mode Operation
358
Serial Bus Configuration Example Using 2-Wire Serial I/O Mode
358
Wire Serial I/O Mode Timings
361
RELT and CMDT Operations
362
I 2 C Bus Mode Operation
363
Address
365
Start Condition
365
Transfer Direction Specification
365
Acknowledge Signal
366
Stop Condition
366
Wait Signal
367
Pin Configuration
372
Data Transmission from Master to Slave (both Master and Slave Selected 9-Clock Wait)
375
Data Transmission from Slave to Master (both Master and Slave Selected 9-Clock Wait)
377
Cautions on Use of I C Bus Mode
380
Start Condition Output
380
Slave Wait Release (Transmission)
381
Slave Wait Release (Reception)
382
Restrictions in I 2 C Bus Mode
383
SCK0/SCL/P27 Pin Output Manipulation
385
SCK0/SCL/P27 Pin Configuration
385
Logic Circuit of SCL Signal
386
Chapter 18 Serial Interface Channel 1
387
Serial Interface Channel 1 Functions
387
Serial Interface Channel 1 Configuration
388
Serial Interface Channel 1 Block Diagram
389
Serial Interface Channel 1 Control Registers
391
Timer Clock Select Register 3 Format
392
Serial Operating Mode Register 1 Format
393
Automatic Data Transmit/Receive Control Register Format
394
Automatic Data Transmit/Receive Interval Specify Register Format
395
Serial Interface Channel 1 Operations
399
Operation Stop Mode
399
3-Wire Serial I/O Mode Operation
400
Wire Serial I/O Mode Timings
401
Circuit of Switching in Transfer Bit Order
402
3-Wire Serial I/O Mode Operation with Automatic Transmit/Receive Function
403
Basic Transmission/Reception Mode Operation Timings
411
Basic Transmission/Reception Mode Flowchart
412
Basic Transmission Mode Operation Timings
415
Basic Transmission Mode Flowchart
416
Repeat Transmission Mode Operation Timing
419
Repeat Transmission Mode Flowchart
420
Automatic Transmission/Reception Suspension and Restart
423
System Configuration When the Busy Control Option Is Used
424
Operation Timings When Using Busy Control Option (BUSY0 = 0)
425
Busy Signal and Wait Cancel (When BUSY0 = 0)
426
Operation Timings When Using Busy & Strobe Control Option (BUSY0 = 0)
427
Automatic Transmit/Receive Interval Time
429
Interval Timing through CPU Processing (When the Internal Clock Is Operating)
430
Operation Timing with Automatic Data Transmit/Receive Function Performed by Internal Clock
430
Interval Timing through CPU Processing (When the External Clock Is Operating)
431
Chapter 19 Serial Interface Channel 2
433
Serial Interface Channel 2 Functions
433
Serial Interface Channel 2 Configuration
434
Serial Interface Channel 2 Block Diagram
435
Baud Rate Generator Block Diagram
436
Serial Interface Channel 2 Control Registers
438
Serial Operating Mode Register 2 Format
438
Asynchronous Serial Interface Mode Register Format
439
Serial Interface Channel 2 Operating Mode Settings
440
Asynchronous Serial Interface Status Register Format
441
Baud Rate Generator Control Register Format
442
Relationship between Main System Clock and Baud Rate
444
Relationship between ASCK Pin Input Frequency and Baud Rate (When BRGC Is Set to 00H)
445
Serial Interface Channel 2 Operation
446
Operation Stop Mode
446
Asynchronous Serial Interface (UART) Mode
448
Relationship between Main System Clock and Baud Rate
453
Relationship between ASCK Pin Input Frequency and Baud Rate (When BRGC Is Set to 00H)
454
Asynchronous Serial Interface Transmit/Receive Data Format
455
Asynchronous Serial Interface Transmission Completion Interrupt Request Generation Timing
457
Asynchronous Serial Interface Reception Completion Interrupt Request Generation Timing
458
Receive Error Causes
459
Receive Error Timing
459
Receive Buffer Register (RXB) Status and Receive Completion Interrupt Request (INTSR Generation When Receiving Is Terminated
460
3-Wire Serial I/O Mode
461
Wire Serial I/O Mode Timing
466
Circuit of Switching in Transfer Bit Order
467
Restrictions on Using UART Mode
468
Receive Completion Interrupt Request Generation Timing (When ISRM = 1)
468
Period that Reading Receive Buffer Register Is Prohibited
469
Chapter 20 Real-Time Output Port
471
Real-Time Output Port Functions
471
Real-Time Output Port Block Diagram
472
Real-Time Output Port Configuration
472
Operation in Real-Time Output Buffer Register Manipulation
473
Real-Time Output Port Control Registers
474
Real-Time Output Buffer Register Configuration
473
Port Mode Register 12 Format
474
Real-Time Output Port Mode Register Format
474
Real-Time Output Port Control Register Format
475
Real-Time Output Port Operating Mode and Output Trigger
475
Chapter 21 Interrupt and Test Functions
477
Interrupt Function Types
477
Interrupt Sources and Configuration
478
Interrupt Source List
478
Basic Configuration of Interrupt Function
480
Interrupt Function Control Registers
482
Various Flags Corresponding to Interrupt Request Sources
482
Interrupt Request Flag Register Format
483
Interrupt Mask Flag Register Format
484
Priority Specify Flag Register Format
485
External Interrupt Mode Register 0 Format
486
External Interrupt Mode Register 1 Format
487
Sampling Clock Select Register Format
488
Noise Elimination Circuit Input/Output Timing (During Rising Edge Detection)
489
Program Status Word Format
490
Interrupt Servicing Operations
491
Non-Maskable Interrupt Acknowledge Operation
491
Flowchart from the Time a Non-Maskable Interrupt Request Is Generated until It Is Received
492
Non-Maskable Interrupt Request Acknowledge Timing
492
Non-Maskable Interrupt Request Acknowledge Operation
493
Maskable Interrupt Request Reception
494
Times from Maskable Interrupt Request Generation to Interrupt Service
494
Interrupt Request Acknowledge Processing Algorithm
495
Interrupt Request Acknowledge Timing (Maximum Time)
496
Software Interrupt Request Acknowledge Operation
497
Multiple Interrupt Servicing
497
Interrupt Request Enabled for Multiple Interrupt During Interrupt Servicing
498
Multiple Interrupt Example
499
Interrupt Request Reserve
501
Interrupt Request Hold
501
Test Functions
502
Basic Configuration of Test Function
502
Flags Corresponding to Test Input Signals
502
Registers Controlling the Test Function
502
Test Input Factors
502
Format of Interrupt Mask Flag Register 1L
503
Test Input Signal Acknowledge Operation
504
Format of Interrupt Request Flag Register 1L
503
Key Return Mode Register Format
504
Chapter 22 External Device Expansion Function
505
External Device Expansion Functions
505
Pin Functions in External Memory Expansion Mode
505
State of Ports 4 to 6 Pins in External Memory Expansion Mode
505
Memory Map When Using External Device Expansion Function
506
External Device Expansion Function Control Register
508
Memory Expansion Mode Register Format
508
Memory Size Switching Register Format
509
Values When the Memory Size Switching Register Is Reset
509
External Device Expansion Function Timing
510
Instruction Fetch from External Memory
511
External Memory Read Timing
512
External Memory Write Timing
513
External Memory Read Modify Write Timing
514
Chapter 23 Standby Function
515
Standby Function and Configuration
515
Standby Function
515
Standby Function Control Register
516
Oscillation Stabilization Time Select Register Format
516
Standby Function Operations
517
HALT Mode
517
HALT Mode Operating Status
517
HALT Mode Clear Upon Interrupt Request Generation
518
HALT Mode Release by RESET Input
519
Operation after HALT Mode Release
519
STOP Mode
520
STOP Mode Operating Status
520
STOP Mode Release by Interrupt Request Generation
521
Operation after STOP Mode Release
522
Release by STOP Mode RESET Input
522
Chapter 24 Reset Function
523
Reset Function
523
Block Diagram of Reset Function
523
Timing of Reset Input by RESET Input
524
Timing of Reset Due to Watchdog Timer Overflow
524
Timing of Reset Input in STOP Mode by RESET Input
524
Hardware Status after Reset
525
Chapter 25 Rom Correction
527
ROM Correction Functions
527
ROM Correction Configuration
527
Block Diagram of ROM Correction
527
Correction Address Registers 0 and 1 Format
528
ROM Correction Control Registers
529
Correction Control Register Format
529
ROM Correction Application
530
Connecting Example with EEPROM (Using 2-Wire Serial I/O Mode)
530
Storing Example to EEPROM (When One Place Is Corrected)
530
Initialization Routine
531
ROM Correction Operation
532
ROM Correction Example
533
Program Execution Flow
534
Program Transition Diagram (When One Place Is Corrected)
534
Program Transition Diagram (When Two Places Are Corrected)
535
Cautions on ROM Correction
536
Chapter 26 Pd78P058F, 78P058Fy
537
Differences between PD78P058F, 78P058FY and Mask ROM Versions
537
Memory Size Switching Register
538
Memory Size Switching Register Format
538
Internal Expansion RAM Size Switching Register
539
Value Set to the Internal Expansion RAM Size Switching Register
539
PROM Programming
540
Operating Modes
540
PROM Write Procedure
542
Page Program Mode Flowchart
542
Page Program Mode Timing
543
Byte Program Mode Flowchart
544
Byte Program Mode Timing
545
PROM Read Procedure
546
PROM Read Timing
546
Screening of One-Time PROM Versions
547
Chapter 27 Instruction Set
549
Legends Used in Operation List
550
Operand Identifiers and Description Methods
550
Description of "Operation" Column
551
Description of "Flag" Column
551
Operation List
552
Instructions Listed by Addressing Type
560
Appendix A Differences Among Pd78054, 78058F, and 780058 Subseries
565
APPENDIX A DIFFERENCES AMONG Μpd78054, 78058F, and 780058 SUBSERIES
567
Appendix B Development Tools
567
B-1 Development Tool Configuration
568
Language Processing Software
570
PROM Programming Tool
571
Hardware
571
Software
571
Debugging Tool
572
Hardware
572
Software
574
OS for IBM PC
576
Upgrading Former In-Circuit Emulators for 78K/0 Series to IE-78001-R-A
576
B-2 EV-9200GC-80 Drawings (for Reference Only)
577
B-3 EV-9200GC-80 Footprints (for Reference Only)
578
B-4 TGK-080SDW Drawings (for Reference) (Unit: MM)
579
Appendix C Embedded Software
581
Real-Time os
582
Appendix D Register Index
585
Register Index
585
Appendix E Revision History
591
Advertisement
Advertisement
Related Products
NEC PD78058
NEC PD78058Y
NEC PD78058FY(A)
NEC PD78058F
NEC PD78058FY
NEC PD78052
NEC PD78053Y
NEC PD78052(A)
NEC PD78055
NEC PD78052Y
NEC Categories
Monitor
Projector
Server
Telephone
Computer Hardware
More NEC Manuals
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL